


# Wave/496-000

October 13, 1999






Page Index:
Page 01 - Top Level
Page 02 - PCI Interface
Page 03 - FPGA Control
Page 04 - UART/MIDI
Page 05 - SRAM
Page 06 - CODECS
Page 07 - AD Conditioning
Page 08 - DA Conditioning
Page 09 - Power
Page 10 - Test Headers
Page 11 - Revision History

# PCI Interface

Page 2/11

Voh 2.4V min  
Vol 0.4V max  
Vih 2.0V min  
Vil 0.8V max

PCI Connector/IF



Configuration EEPROM IF

Local Bus Control IF

PC3902 pulls all internal signals  
through the pull-up or pull-down  
resistors to the 5.0V D supply.  
Also have pull-up on WE, RD  
A, CS signals

Local Bus Address

Local Bus Data

Local Bus Clock

Rev	001	001
Doc	001	001
C	001	001
Date	Monday, November 26, 1996	001

# FPGA/Control of

Page 3/11

VCCINT ~ 3.3V (0016A)

VCCIO ~ 3.3V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

## Multi-board Sync

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V


IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

## S/PDIF DIO Daughtercard Connector



Local Bus Address

Local Bus Misc

Local Bus Data

Local Bus/Bus  
Control IF

DIO Control IF

DIO Configuration IF

FPGA Configuration IF

SRAM IF

CODEC Serial  
Control IF

CODEC  
Digital IF

Test  
Signals

Analog Unit and  
Monitor Control

Clock Buffer

Multi-board Sync

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

IOB VCC ~ 3.3V


IOB GND ~ 0V

IOB VCC ~ 3.3V

IOB GND ~ 0V

Version	1.00
Date	2000-01-01
Author	John Doe
Reviewer	John Doe
Approved	John Doe

## Page 4/11




# SRAM/Local Memory

Page 5/11

Vih 2.7V min, 5.3V max  
Vil 0.3V min, 0.8V max  
Voh 2.4V min  
Vol 0.4V max

Local Bus Address  
and Data



Local Bus Control

Rev			YamahaHS-000 - MEM0001
Doc	Document Number	XXXX - XXXXX - X	Rev
C			A1
Date			Monday, December 26, 2006 10:44 AM

## Page 6/ 11





Title				
Wave/496-000 - CODECS				
Size	Document Number			Rev
B	XXX - XXXX - X			A1
Date	Tuesday, November 30, 1999		Sheet	6 of 11


# ADC Analog Conditioning

Page 7/11

CD Input



DB25-Male Connector






For layout: place input and output channel pins near P5

Design (DB25) (1) to channel 1 ground



Design (DB25) (2) to channel 2 ground

Rev	1
Date	2010-01-01
Author	John C. Mendenhall
Checked by	John C. Mendenhall
Approved by	John C. Mendenhall







## Page 8/11



Title Wave436-000 - QA Conditioning	
Area Code	Document Number XXXX-XXXX-XX






# 5V PC Power Supply Filter




Rev	Version: 001 - PC Power Filter	Rev
Doc	Document Number	Rev
C	0001 - 0000 - X	A1
Date	Monday, December 26, 2006	0001 - 0000 - X

# Test Headers

Page 10/11



Spare gates



Title			
Wave/496-000 - Test Headers			
Sole B			
Document Number XXXX - XXXXX - X			
Date: Tuesday, November 30, 1999			
Signal 10 of 11			
Rev A1			

## REVISION HISTORY

A1 - Wave/424-000: Schematic Review 03/03/99  
A2 - Wave/424-000: Schematic Review 03/17/99  
A3 - Wave/424-000: Freeze Design 04/05/99  
A4 - Wave/424-000: 256\*Fs - 24.576MHz and 11.2896MHz Crystals only  
A5 - Wave/424-000: Use FS6377-01 Prog. Osc. 5/10/99  
A6 - Wave/424-000: Final clean-up and release for initial build 5/19/99  
B1 - Wave/424-001: See ECO-001.xls for edits. Design review held 08/20/99  
A1 - Wave/496-000: See WAV496.xls for design modifications

## STUFF OPTIONS

Digital 5V from PCI connector	5V_D through R55 only	If EMI radiated around PCI connector, more 5V_D taps
	DNI - R73, R103	Install - R73, R103, C73, C128
Reference for Master Clock	P.O. Reference on base card only	Reference on base card or daughtercard
	DNI - R120,R136,R137,C157, C169,C177,C178,U27,Y3 Install - Y1	DNI - Y1 Install - R120,R136,R137,C157,C169,C177,C178,U27,Y3
Observability	Maximize for proto/debug	Minimize for production/emi testing
	Install - R116,R131,R132	DNI - R116,R131,R132
FPGA Configuration	Byte Blaster configuration	UART Configuration (production)
	DNI - R123,R124,R125,R126,130	Install - R123,R124,R125,R126,130
CODEC bypass caps	As per eval board, app note	Bypass filtered +5V_A to analog ground
	DNI - C78,C90 Install - C80,C92	DNI - C80,C92 Install - C78,C90
EMI stitching caps	Install - C131,C132,C140,C159, C158,C151,C147,C137,C114,C107	DNI - C131,C132,C140,C159, C158,C151,C147,C137,C114,C107
Ground Plane Jumpers	Install - R1,R51,R16,R68, R52,R71,R74,R17,R32,R61	